Abstract. The industrial use of silicon on insulator (SOI) substrates is quickly spreading. For microelectronics applications, this material brings new functionality, such as radiation-hard, high-voltage or low-voltage and low-consumption integrated circuits. Industrial wafers are now commercially available and new technologies, such as Smart Cut from SOITEC company, will provide low prices in high-volume production. SOI also provides very important features for microelectromechanical systems (MEMS) and new industrial products, such as high-temperature and low-noise piezoresistive pressure sensors or miniature high-performance capacitive pressure and acceleration sensors, are now proposed. These new generic technologies will provide various industrial products in the near future.
Introduction
Silicon on insulator (SOI) is an advanced variation of the conventional silicon wafer. In SOI wafer, a thin film of active single-crystalline silicon lies on a silicon dioxide dielectric layer at the top of a silicon wafer. This structure solves many of the drawbacks of conventional integrated circuits:
• sensibility to radiation; • electrical consumption due to leakage currents;
• need of a minimum value of electrical voltage;
• limitation in the use of high voltages.
For almost ten years, high-quality SOI wafers have been produced thanks to the high-energy implantation of oxygen ions. However, as long as the commercial price remains high, their applications are limited to niche markets such as defence, scientific and spatial uses.
More recently, the technological and economical landscape has changed. Portable devices which invade our daily lives require low-voltage and low-consumption integrated circuits. Their use is growing and the market is very huge.
In parallel, a new process has been developed, Smart Cut from SOITEC company [1] . This process is based on the wafer bonding on a thin layer of single-crystalline silicon, cut from its bulk material by a proton implantation, and high-temperature annealing. This process is drastically less expensive than oxygen ion implantation, as well as being adapted to yielding large volumes in industrial production. Therefore, an impressive decrease in the SOI wafer price is expected soon.
SOI material has also been used to enhance microelectromechanical systems (MEMS) performances. First, piezoresistive silicon pressure sensors have been achieved on SOI. The silicon strain gauges are etched in the surface single-crystalline layer, electrically insulated from the bulk substrate, enhancing the temperature range. Moreover, junction noises are reduced for high dynamic detection. Industrial products are already available for avionics applications.
More recently, it has been established that SOI is a very convenient substrate to provide single-crystalline silicon microstructures in surface micromachining processes. Miniature capacitive pressure sensors and accelerometers have been achieved on Epi-SOI. These devices are now industrially produced.
As surface micromachining is a generic technology, new innovative structures can be prototyped through a multi project wafer (MPW) approach. This service is proposed by TRONIC'S Microsystems in the frame of the access programme EUROPRACTICE Microsystems Manufacturing Services. New products are expected in the near future.
Piezoresistive pressure sensor on SOI
Historically, the first integrated MEMS devices were the piezoresistive pressure sensing elements. Their manufacturing comprises an anisotropic chemical etching of silicon substrates using basic solutions such as KOH. By local thinning, this allows the formation of a membrane in the bulk of the silicon substrates. Moreover, one of the faces of the device comprises a set of resistances, which vary with the mechanical strains through local doping of the silicon wafer. The electric interconnection circuit looks like the IC circuits. Finally, the silicon wafer is bonded with a glass plate to form a vacuum enclosure, which serves to record the pressure for absolute sensor, or as an external pressure connection for the differential devices.
The use of SOI wafers for piezoresistive devices drastically enhances the sensor performances [2] . As the strain gauges are electrically insulated from the bulk of the substrate, the temperature range is increased, the upper limit being pushed up from 125
• C to more than 250 • C. Moreover, the junction noises disappear and the dynamic range is increased up to 120 dB. Figure 1 depicts the cross section of a pressure sensor of high precision and high linearity. The structure, first proposed by LETI, comprises beams and membranes, instead of the conventional membrane. This improves the sensitivity and the linearity and reduces the displaced volume. The resulting performances are listed in table 1.
SOI piezoresistive pressure sensors are now produced for high-performance applications such as avionics.
Surface micromachining on EPI-SOI
Recently, a new technological approach was devised: surface micromachining. Surface micromachining is a technique which produces MEMS structures in a layer of an appropriate material, which lies at the top of a carrying substrate. This approach requires a substrate comprising, in addition to the mechanically active layer, an intermediate layer which improvement, a second approach has consisted of increasing the polysilicon thickness by epitaxy. LETI has chosen to start from an active layer made of single-crystal silicon, from a SOI substrate [3] . The thickness of the silicon layer is grown by epitaxy up to several tens of micrometres. The technological flow-chart is summarized in figure 2 . The key points are:
• more than 20 µm vertical etching of the silicon active layer; • a 2 µm minimum pattern width;
• electrostatic screen connected to the bulk; • on chip capping for cutting and handling.
Epi-SOI surface micromachining provides other decisive features:
• very low stressed structures;
• high resonant Q-factor; • thick structures with a very high aspect ratio.
This technology leads to the best trade-off between miniaturization and performance.
TRONIC'S Microsystems has industrialized this process after CEA-LETI licensing.
Many patents protect the technology and resulting devices.
Capacitive accelerometer on SOI
Epi-SOI surface micromachining was initially used to develop a new family of capacitive accelerometers. The adapted microstructure includes a seismic mass which can move in a plane parallel to the substrate. This mass is linked to a frame by two or four flexible beams. A set of electrodes is attached to the seismic mass in front of the fixed electrodes. Displacement of the mass, due to acceleration, induces a capacitance variation between the two sets of electrodes [4] . This structure, which was first proposed and patented by LETI, is now commonly used. One of its main advantages is the design flexibility. Various acceleration ranges can be obtained with different designs using the same technology. As an example, figure 3 shows an integrated twin-axis accelerometer for human activity measurement. The full scale is ±2 G [5] . The main specifications of the sensor are listed in table 2. The capacitive detection device has been optimized for a linear open-loop detection. As shown in figure 4 , the interdigitated combs are oriented in the movement direction. This device demonstrates the impressive capability of Epi-SOI surface micromachining to provide miniature high-performance acceleration sensing elements. Moreover, an integrated packaging process has been implemented collectively at the end of the wafer processing [6] . The role of integrated micro-packaging is to enable conventional dicing, to ease handling of individual chips, to allow direct soldering of the chip onto a board, and to ensure reworking by replacement of bad chips after mounting.
The chip size package (CSP) process consists of automatic wire bonding of the sensors' pads through holes in a fixed silicon cap wafer, resist coating of the wire in deep trenches, polishing and pad achievement. The new contact pads are compatible with conventional soldering. This CSP process is fully compatible with micromechanical devices, solves the difficult issue of microsystem assembling on the electronic board and optimizes miniaturization. Moreover, the same CSP process has been applied to various types of accelerometers and integrated circuits (figures 5 and 6). This new type of packaging will enable a drastic miniaturization of hybrid microsystems.
Epi-SOI surface micromachining technology is today used industrially to produce capacitive accelerometers. This technology leads to high performances with enhanced miniaturization. Moreover, the integrated CSP package allows very compact hybrid microsystems to be designed. These products are already suitable for various advanced applications in both industrial and medical markets.
Capacitive pressure sensor on SOI
Pressure is the biggest sensor market. New industrial opportunities are still available, such as miniature highsensitivity (<100 kPa) devices for medical and home appliance applications.
EPI-SOI surface micromachining has been used for the production of a miniature membrane sensing element. The technological process has been modified a little from the acceleration process. The pressure transducer is composed of four membranes, each with a 300 µm diameter (figure 7). These membranes are formed by circular wet etching of the sacrificial oxide layer from a central hole in a 4 µm thick single-crystalline silicon layer. After releasing, the hole is hermetically sealed by an under-vacuum silicon nitride deposition. The membrane deformation, due to pressure variation, induces a capacitance change with an electrode implanted in the substrate. Moreover, a reference electrode has been integrated to correct any fluctuation in temperature.
The outer dimensions of the sensing element are 0.8 µm × 1 µm more than 5500 sensing elements can be processed on a 100 mm wafer. As a consequence, this sensor is suitable for low-price and high-volume production.
The full scale of measurement is 145 kPa and the sensitivity 1 pF/100 kPa.
Precision and linearity are better than 1%. Electronic signal processing can drastically enhance these features. As an example, a 20 Pa resolution is achievable (table 3).
MPW on Epi-SOI surface micromachining
Surface micromachining on Epi-SOI is a generic technology which allows the manufacture of different products on the same silicon wafer. Consequently, accelerometers with very different sensitivities could be manufactured side by side, as shown in figure 8 .
Generic technologies for microsystem manufacturing bring new solutions for small and medium series. From a manufacturing point of view, only one production line dedicated to one technological process is required. The products are different only by their design and are produced as a 25 wafer batch. Thus, the minimum quantity of microcomponents produced at the same time is in the range of tens of thousands (or even more). To answer the industry's need in small and medium series at low cost, one must share, the cost of a batch and its associate mask set between several products. Then, the minimum produced quantities are decreased by a factor of 10, with a lower overall cost per batch.
The MPW approach is so attractive that it arouses a growing interest, even in research and development. Thanks to generic technologies, the design can be dissociated from the manufacturing process. Some of the original microstructures can now be conceived by any inventive team, without financially supporting clean room facilities.
However, it is necessary to create a communication link between the designers and the technologists. This role is filled by the design rules, which can be integrated in a 'design kit', compatible with any specialized design tool. This revolutionary principle of 'fabless' design is now offered by TRONIC'S Microsystems on surface micromachining using Epi-SOI technology. Figure 9 represents a 100 mm silicon wafer including various microstructures.
This offer was initiated within the framework of the EUROPRACTICE MICROSYSTEMS program. TRONIC'S Microsystems forms part of one of the five European 'Manufacturing Clusters' which open their industrial facilities to the industrial needs. The first Multi-Users 'MPW' batch was put in production in January 1999 for a delivery in July 1999. A second batch will be launched in April 1999 and a third one in November 1999. Other MPW batches will follow every six months. On customer request, the design rules are provided to the designer candidates under a non-disclosure agreement. A 'design kit', compatible with any specialized CAD tool, will be proposed at the beginning of the year 2000. This service has been very successful with eight drawings incorporated in the first batch. Ten different structures will be produced within each MPW batch.
Conclusion
SOI is being used more and more for microelectronic applications. As the production volume of SOI wafers increases, it is likely to expect a drastic decrease in their commercial price. MEMS applications will benefit from this trend.
Piezoresistive pressure sensors on SOI exhibit an increased temperature range and a high dynamic range.
Surface micromachining on thick SOI leads to the best trade-off between high performances and miniaturization. Industrial products, such as pressure and acceleration sensors, using SOI substrates are already on the market. Moreover, an increasing use of this material can be forecast for future industrial sensors, such as gyrometers, resonant strain gauges or seismic detectors, in which a high resonant Q factor is the key parameter.
New product development using Epi-SOI surface micromachining technology will benefit from the MPW service proposed by TRONIC'S Microsystems in the frame of the European programme EUROPRACTICE providing access to microsystems manufacturing services.
MEMS SOI technologies are destined for wide industrial use in the production of high-performance and low-cost sensors.
